

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1161	716/18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:15
L2	1464	716/2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:11
L3	600	716/3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:11
L4	685	716/7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:11
L5	215	326/104	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:12
L6	187	326/10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:12
L7	1	(716/18).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:21
L8	0	(716/2).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:21
L9	0	(716/3).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:22

L10	0	(716/7).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:22
L11	0	(326/104).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:22
L12	0	(326/10).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:22
L13	1	("716"/\$).ccls. and (scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:23
L14	1	(scalable adj (logic adj circuit\$2)) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:24
L15	0	(logic adj circuit\$2) and (gate types) and (top adj portion) and (lower adj portion) and (variables) and (small\$2 adj depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:28
L16	0	(logic adj circuit\$2) and (top adj lower adj portion\$2) same ((two adj input) adj gates) and (depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:30
L17	17	(logic adj circuit\$2) and ((two adj input) adj gates) and (depth)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:31
L18	2	(logic adj circuit\$2) and ((two adj input) adj gates) and (depth adj between)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:31


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((logic circuits) <and> (inputs) <and> (outputs) <and> (depth reduction))<in>g..."



Your search matched 0 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» [View Session History](#)» [New Search](#)» [Key](#)

Modify Search

IEEE JNL IEEE Journal or Magazine

☐ Check to search only within this results set

IEEE JNL IEE Journal or Magazine

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

No results were found.

IEEE STD IEEE Standard

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

 Indexed by
[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2005 IEEE --

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((logic circuits) <and> (two-input gates) <and> (samll depth))<in>metadata)"

[e-mail](#)

Your search matched 0 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» [View Session History](#)» [New Search](#)» [Key](#)IEEE JNL IEEE Journal or
MagazineIEEE JNL IEE Journal or
MagazineIEEE
CNF IEEE Conference
ProceedingIEEE CNF IEE Conference
ProceedingIEEE
STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**No results were found.**

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE --

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((scalable logic circuit) <and> (variables) <and> (small depth))<in>metadata)"

e-mail

Your search matched 0 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» [View Session History](#)» [New Search](#)» **Key**

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((scalable logic circuit) <and> (variables) <and> (small depth))<in>metadata)


☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**No results were found.**

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisir

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE --

Indexed by
 Inspec



Web

Tip: Try removing quotes from your search to get more results.


Your search - **(small depth) (two-input gates) "(scalable logic circuit)"** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



Web Results 1 - 7 of about 8 for **(logic circuits) (two-input gates) "(depth reduction)"**. (0.67 seconds)

Tip: Try removing quotes from your search to get more results.

[PDF] [A Depth-Decreasing Heuristic for Combinational Logic; How to ...](#)

File Format: PDF/Adobe Acrobat

The **logic** network is. made up of **two-input** Boolean **gates**. ... with **logic** '0' and '1' fed into the tin input of the two **circuits**. The ...

portal.acm.org/ft_gateway.cfm?id=123305&type=pdf - [Similar pages](#)

[PDF] [Timing-driven logic bi-decomposition - Computer-Aided Design of ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

circuits with reduced **logic** depth is presented. It combines two ... mented in a data structure to represent **circuits** with **two-input**. **gates**. ...

www.lsi.upc.es/~jordicf/gavina/BIB/files/tcad03_bidec.pdf - [Similar pages](#)

[PS] [Techniques for Random Masking in Hardware Jovan Dj. Goli'c \Lambda ...](#)

File Format: Adobe PostScript - [View as Text](#)

by a **logic** circuit in which the outputs of all **logic gates** are computed securely.

... **Logic circuits** for masking the OR gate can be obtained, for example, ...

eprint.iacr.org/2005/026.ps - [Similar pages](#)

[PDF] [Boolean matching for LUT-based logic blocks with applications to ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Given a multilevel network of **logic gates**, combinational ... **circuits** with six inputs while there is only one configuration for. **circuits** with nine inputs. ...

ballade.cs.ucla.edu/~cong/papers/tcad01-BMAP.pdf - [Similar pages](#)

[PDF] [Impact of gate fan-in and fan-out limits on optoelectronic digital ...](#)

File Format: PDF/Adobe Acrobat

logic circuits of the electronic version of. NOR. **gates** and ... **two-input**. AND. and. OR. **gates** can be performed by a. total of four ...

ao.osa.org/ViewMedia.cfm?id=42346&seq=0 - [Similar pages](#)

[PS] [THE UNIVERSITY OF CHICAGO COMBINATORIAL METHODS IN BOOLEAN ...](#)

File Format: Adobe PostScript - [View as Text](#)

4 We consider Boolean **circuits** with **gates** that may malfunction, ... Notice that since the comparator only permutes the **two input** bits we can have only one ...

www.cs.utexas.edu/users/panni/thesis.ps - [Similar pages](#)

[PDF] [Limits to Parallel Computation](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... 119 A.1 Circuit Complexity 121 A.2 Graph Theory 128 A.3 Searching Graphs 144 A.4 Combinatorial Optimization 150 A.5 Local Optimality 158 A.6 **Logic** 167 ...

cs.armstrong.edu/greenlaw/research/PARALLEL/limits.pdf - Supplemental Result - [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 7 already displayed.

If you like, you can repeat the search with the omitted results included.